Previous Table of Contents Next

Chapter 4
Controller Card Settings

Interface Connections

Please consult Chapter Two, "Hard Disk Interfaces" for specific details on connectors for the IDE and SCSI interfaces.

Controller to Drive Power Connections

Figure 4-1 shows the connections that are common to all controllers with an on-board power source.


Figure 4-1:  Controller Onboard Power Connector

Drive Activity Connector

Figure 4-2 shows connections that are common to all controllers with a 4-pin drive activity connector. A LED may be connected to either ground pin (pin 1 or pin 4) and either signal pin (pin 2 or pin 3).


Figure 4-2:  Controller Drive Activity LED Connector

Common BIOS Debug Format Codes

Table 4-1 is a general guide to the controller BIOS entry points (debug codes) on many of the listed manufacturers' products. They are not always the same and are usually only available on 8-bit RLL and MFM controllers. Note that if the BIOS address is changed on the controller, then the entry point listed below will also change (i.e.: BIOS address was C800, entry point was C800:5. Address changed to CC00, entry point changes to CC00:5).

Table 4-1:  Common BIOS Debug Format Codes

Adaptec G=C800:ccc or G=C800:6
Scientific Micro Systems-OMTI G=C800:6
Seagate G=C800:5
Western Digital G=C800:5

To use one of the above, enter the DOS Debug utility and type the corresponding code at the dash (-) prompt.

Common Hardware Settings

Default Jumper Settings

The default or most common jumpers positions are denoted by the symbol. Pin 1 and jumper 1 are indicated by an arrowhead symbol ().

Base I/O Address

This option allows the selection of the base I/O address from among the choices given. Available addresses are usually standardized to avoid conflict with other peripherals.

IRQ

IRQ is short for Interrupt Request, which is the standard method used by peripherals to access the CPU. Available IRQs are usually standardized to avoid conflict with other peripherals

BIOS Address

Controller cards with an onboard BIOS usually have an option to set the BIOS address. BIOS address is sometimes called “memory address.”

Data Transfer Modes

Some controllers allow the selection of the data transfer mode between PIO and DMA. Be sure that the transfer mode selected is supported by all hardware elements in the system.

Non-Hard Drive I/O Options

Many controllers bundle other I/O options, such as floppy, parallel, and serial ports. Be sure to de-conflict any IRQ or base I/O address settings between these ports and any ports that may already exist in the system. COM refers to serial ports, and LPT refers to parallel ports.

Undocumented Jumpers

Some jumper settings are specified as “unidentified,” “factory configured – do not alter,” or may have a dash. Information was not available on these jumpers or settings and their configuration should not be altered.

Selected Controller Settings

The remainder of this chapter contains information on specific hardware settings for selected controllers.

ACCULOGIC, INC.

ISAPPORT

Data bus: 16-bit ISA
Size: Half-length, full-height card
Hard drive supported: Up to seven Fast SCSI-2 devices
Floppy drives supported: Two 360KB, 720KB, 1.2MB, 1.44MB, or 2.88MB drives

CONNECTIONS
Function Location
50-pin SCSI connector - external J1
50-pin SCSI connector - internal J2
34-pin cable connector - floppy drive J3
4-pin power connector J8
4-pin connector - drive active LED J9

 
USER CONFIGURABLE SETTINGS
Function Location Setting
Floppy drive interface enabled as primary JP2 Pins 2 & 3 closed
     Floppy drive interface disabled JP2 Pins 1 & 2 closed
Normally configure board during installation SW1 Position 2
     Lock configuration during installation SW1 Position 1
     Reset configuration SW1 Position 3
Note: SW1 is set to normal unless two ISA port boards are installed on the same system. In this situation, the boards are installed sequentially. First, board 1 is installed and configured. Then, its SW1 is set to lock, and board 2 is installed and configured with its SW1 set to normal. The reset setting for SW1 is not identified.

 
Previous Table of Contents Next